Digital High Order Multiplier-free Delta Sigma Modulator for Multistandard Fractional-N Frequency Synthesizer

نویسندگان

  • Manel Ben-Romdhane
  • Aymen Abeda
  • Chiheb Rebai
چکیده

This paper proposes a new stable design strategy for 1bit high order digital ∆Σ modulator for multistandard fractionalN frequency synthesizer. The proposed digital ∆Σ modulator presents simplicity, low power consumption and controls a dualmodulus divider instead of multi-modulus one as in existing ∆Σ fractional-N frequency synthesizer. Simulation results illustrate the ∆Σ modulator good performances in terms of spectrum purity and accuracy. Using this stable 1-bit digital ∆Σ modulator output to a fractional-N frequency synthesizer Simulink model verifies the multistandard frequency synthesizer specifications.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Extraction and Simulation of Intra-gate Defects Affecting CMOS Libraries Aymen Ladhar and Mohamed Masmoudi Pseudorandom Direct Sampler for Non-Uniform Sub-sampling Architecture in a Multistandard Receiver

SPECIAL ISSUE PAPERS Analysis of Chaos-Based Coded Modulations under Intersymbol Interference Francisco J. Escribano, Luis López, and Miguel A. F. Sanjuán Extraction and Simulation of Intra-gate Defects Affecting CMOS Libraries Aymen Ladhar and Mohamed Masmoudi Pseudorandom Direct Sampler for Non-Uniform Sub-sampling Architecture in a Multistandard Receiver Asma Maalej, Manel Ben-Romdhane, Chih...

متن کامل

Phase Noise Improvement in Fractional-N Synthesizer with 90" Phase Shift Lock

An effective technique for phase noise improvement in a fractional-N synthesizer is described. The method requires using in a 90" phase shift lock a non-linear continuous-time or sampled-data block before the loop filter. Behavioral simulations on a fractional-N synthesizer incorporating different non-linear blocks and a second-order single bit sigma delta modulator show that it is possible to ...

متن کامل

Reduced complexity, high performance digital delta-sigma modulator for fractional-N frequency synthesis

This paper presents the design consideration of high order digital AZ modulators used as modulus controller for fractional-N frequency synthesizer. A third-order MASH structure (MASH 1-2) is designed and implemented which allows for the input to operate over 75% of the input adder capacity. The number of the output levels is reduced to two bits. The circuit was verified through simulation, ASIC...

متن کامل

A Reduced Complexity Low Voltage 1-Bit High-Order Digital Delta-Sigma Modulator for Fractional-N Frequency Synthesis

In this paper, a reduced complexity third-order digital delta-sigma modulator for fractional-N frequency synthesis is presented. The modulator consists of two sub-blocks and has a single bit output which makes it best for this application. A good shaping of quantization noise is achieved using a new architecture for a digital third-order delta-sigma modulator. The hardware required for this mod...

متن کامل

Reduced Complexity MASH Delta-Sigma Modulator

A reduced complexity digital multi-stage noise shaping (MASH) delta–sigma modulator for fractional-N frequency synthesizer applications is proposed. A long word is used for the first modulator in a MASH structure; the sequence length is maximized by setting the least significant bit of the input to “1;” shorter words are used in subsequent stages. Experimental results confirm simulations.

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • JCP

دوره 5  شماره 

صفحات  -

تاریخ انتشار 2010